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Abstract 
DC power bus decoupling of a multi-layer PCB is 
modeled by a combination of a lumped circuit model 
at low frequencies (<200 MHz), and a mixed-potential 
integral equation approach at high frequencies. In or- 
der to determine the lumped parameters of via inter- 
connects, an effective procedure using a network ana- 
lyzer has been developed to characterize the trace/via 
inductances/resistances. For an 8” x 10” ten-layer test 
board used in this study, the simulations show good 
agreement with the measurement. This method can 
lead to new design strategies of decoupling for mul- 
tilayer PCB power buses. 
1 Introduction 
As digital device speeds increase, there is a greater 
the concern for signal integrity (SI), as well as elec- 
tromagnetic interference (EMI) problems that result 
from the delta-I noise caused by device switching. 
Decoupling capacitors (decaps) are commonly used 
to mitigate the simultaneous switching noise. How- 
ever, the PCB board design rules regarding the val- 
ues arid locations of the decaps are based to some 
degree on experience with single-sided and double- 
sided PCB technology. In developing new power bus 
decoupling strategies, the special features of multi- 
layer PCBs should be taken into account. First, 
t h e  is often at least one set of dedicated Vcc-ground 
planes. The study presented herein is concerned with 
high-capacitance low-inductance power planes with 
layer spacing of 10 mils or less, which differs con- 
sidcrably from the case where the planes are widely 
spaced with low capacitance [l]. Moreover, the in- 
ductance associated with the traceslvias that can- 
nect the surface mount technology (SMT) decaps di- 
rectly to the power bus limits the effectiveness of the 
decaps to frequencies below several hundred mega- 
hertz for low-inductance power planes. Simulations 
with lumped circuit models and efficient EM solvers 
are cost effective means in determining: 1) the total 
value of decaps; 2) the number of SMT decaps; and 
3) the locations and connections of the SMTs to the 
power/ground planes. While these goals require ex- 
tensive further research to achieve, the present study 
indicates that the approach taken herein shows con- 
siderable promise. 
Lumped element models have previously been in- 
troduced for the power bus of a multilayer PCB [2]. 
For these models, determining the SMT interconnect 
inductances/resistances to the power bus is neces- 
sary. In this study, with an 8”xlO” ten-layer test 
board, an easily implementable procedure using a 
network analyzer is developed to extract these lumped 
element parameters. However, the lumped model is 
applicable only for frequencies below the distributed 
resonances of the board (5  200 MHz for this test 
board). A full-wave analysis is necessary to adc- 
quately model the power bus behavior at higher fre- 
quencies. Numerical techniques used in reported sim- 
ulations of the power bus include moment method 
[3,4], 3D FDTD [5], and 2D FDTD [6]. Yet, these ap- 
proaches are computationally intense, and less suit- 
able for design CAD tools. An efficient full-wave ELI 
solver ernployisig a mixed-potential integral formu- 
lation has been reported 171, and is used in analyz- 
ing the test board in this study. At all frequencies, 
the IS211 spectrum is chosen as the primary vehicle 
of investigating the test board. Szl can be related 
to the board impedance seen looking into the power 
bus at the IC device terminals. At low frequencies 
where the lumped element model applies, the board 
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power bus [2]. At higher frequencies, 5 2 1  measure- 
ments are a convenient means of testing the numeri- 
cal modeling approach, though the model must yield 
the noise voltage on the power bus, as well as effects 
on SI. Up to 200 MHz, the IS21 I results of the lumped 
model agree well with the measured data. Above 200 
MHz, the full-wave analysis yield the major features 
of the measured data. Further improvements in the 
experimental and modeling procedures are necessary, 
but the approach is promising. 
2 Measurement techniques 
The 8” x 10” test board contains a total of 63 pairs of 
bonding pads where SMT decaps can be connected 
to the power planes. The top level configuration is 
shown in Figure 1. The 63 pairs of bonding pads can 
I 
be grouped into 9 identical assemblies (labeled 1-9), 
with each containing 7 pairs of pads (numbered Pl 
- P7 from the top down). Then 6P3 specifies the 
pair of bonding pads that is in Group 6 and 3rd from 
the top, and so on. A cross-sectional view of the test 
board is shown in Figure 2. In  a typical S-parameter 
measurement, two sets of the bonding pads are cho- 
sen as Port 1 and Port 2. Semi-rigid cables are at- 
tached in such a manner to minimize the probe in- 
ductance. Any other bonding pads can be used to 
mount a decap or a wide copper strip for shorting 
the planes. When the two probe locations are se- 
lected with a separation less than 114 of the width of 
the board, the 1,9211 spectrum exhibits a distributed 
resonance near 150 MHz, a feature that cannot be 







Figure 2: The cross-sectional view of the ten-layer 
test board. 
accounted for by the lumped model, but is exhibited 
by the full-wave analysis. Increasing this separation, 
e.g., the two ports on opposite ends of the board, in- 
creases the first distributed effects to approximately 
A lumped element model of the board is shown 
in Figure 3 for N connected decaps. At low frequen- 
200-250 MHz. 




Figure 3: The lumped element model of the test 
board for a typical two port measurement. 
cies, the effect of the internal planes is modeled by 
a capacitance CO. { R I ,  L 1 )  and (R2, L 2 )  are the in- 
ductances and resistances for the connections from 
the two probes to the power planes. For the ith de- 
cap, whose value is c&7 there is an inductance Ldi 
and a resistance R d i  due to the traces and vias of 
the bonding pads. For convenience, the elements are 
further grouped into three impedances, 
21 = 1[21 + j W L 1 ,  (1) 
2 2  = 222 + j w L 2 ,  (2) 
and 
2 3  = (l /jwCo)//tRdl+ j ~ L d i  + l / j ~ C d i )  
// ‘ / / ( R d N  d - j w L d N  -k I / j W C d N )  (3) 
The values of the parasitic interconnect inductance 
and resistance can be determined from S-parameter 
measurements. S2, is related to 21, 2 2 ,  and 2 3  as 
- 
22320 
2; + 22320 + z1z2 + (21 4- 2 2 ) ( 2 0  + 2 3 ) '  5721 = 
(4) 







zi, = Ri,+jXi, = R1+jwL1+(Zo+R:!+jwLz)//23 
(5) 
can be obtained from the 5'11 measurements, where 
20 = 50 a. The procedure for determining the liirnpcd 
element parameters for the test board is comprised 
of the following steps: 
1. Determination of the bare-board interplane ca- 
pacitance, CO. 
With no SMT's connected, the values of the in- 
put impedance at Port 1 can be read from the 
Smith Chart display of 4 1  at frequencies f a  
and f a / 2 .  The bare board capacitance CO can 
be calculated by first solving 







for positive solution(s) of 21, then 
( R 1 , L l )  can also be determined once CO is 
known, 
and 
There may be more than one positive solution 
for CO, and only. the one leading to positive 
{Ll,R1} is retained. Likewise, (R2, L2) can be 
found if 5'22 is used in place of Sll. In general, 
the choice of fa will affect the value of CO (and 
consequently, { L1, R I ,  L2, R2)). Typically, the 
error is within 15% which is mainly caused by 
the limited sensitivity to the phase information 
by the network analyzer. If greater precision 
is pursued, one can utilize a non-linear curve- 
fitting (data regression) computer routine to fit 
the IS21 I spectram using the parameters calcu- 
lated here as the initial guesses. 
Table 1: Inductances and resistances associated with 
traces/vias for the SMT interconnects. 
. ,  
0.69 I 19.3 1 
2. Determination of tracelvia inductance/resistance 
of a pair of bonding pads. 
The inductance L and resistance R of the SMT 
interconnect can be obtained by shorting the 
bonding pads with a wide copper strip. It can 
be shown that when 
(14) 
1 
27r" fo = 
The interconnect inductance L can be deter- 
mined from Eqn. (14) when the resonance fre- 
quency in IS211 is measured with the network 
analyzer, and CO is determined as in the pre- 
vious step. Once L is calculated, the intercon- 
nect resistance R is obtained from 5'11 (Zin) 
measurements by solving 
where R I  is also determined in Step 1. 
For the test board shown in Figures 1 and 2, the 
measured lumped parameters are CO = 14.1 nF, and, 
when 8P4 is iised as Port 1, arid 2P4 used as Port 2, 
RI = 0.04 0, L I  = 2.3 nH, R2 = 0.04 a, L2 = 
2.3 n H .  The inductance/resistances associated with 
traces/vias are listed in Table 1 for Group 6. As- 
suming the board patterns are manufactured homo- 
geneously, the parameters should be the same for 
traces/vias belonging to the other groups. The pre- 
ceding measurement procedures and results are sup- 
ported by independent precision measurements with 
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an HP 4291 (1 MHz-1.8GHz) Impedance Analyzer. 
These results and more extensive details of the method 
will be presented in a forthcoming paper. 
3 Low-frequency modeling of the 
power bus 
The expermentally determined lumped element pa- 
rameters are used in a lumped element model of the 
power bus to simulate the decoupling effects with 
multiple decaps. The lossy X7R SMT decaps em- 
ployed were modeled as a series RC branch, and the 
internal resistance was determined by the precision 
impedance measurements with the HP 4291 model 
Impedance Analyzer. Three cases were studied with 
8P4 as Port 1 and 2P4 as Port 2: (1) The bare-board. 
(2) A 0.1 p F  SMT decap ( 40 mS1 internal resistance) 
is coiinectcd at  6P4, and a 0.01 p F  dccap (110 mR 
iIiteriial resistance) is connected at 5P4. (3) A 0.1 p F  
decap (40 mR internal resistance) is mounted at 6P4, 
and four 0.01 p F  decaps (100 mR nominal internal 
resistance) are mounted at 3P4, 4P4, 6P4, and 7P4, 
respectively (L=2.17 nH for all). The simulated 
results, using the lumped element model and inde- 
pendently determined element parameters, are plot- 
ted together with the measured data and displayed 
in Figure 4. For all three cases, the lumped model is 
1 , -, - , _ _ _ _  O 0 C  - 
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Figure 4: Measured I S 2 l ( d ~  (dashed lines) for three 
different decoupling cases and simulated results (solid 
lines) with a lumped model. 
able to predict the parallel (maximums in the lSz1I 
spectra) and series (minimum in the [Szll spectra) 
resonant frequencies with accuracy better than 3%. 
The differences in levels are well within 5 dB across 
the range of 0.3 MHz to 200 MHz. Because the ma- 
jor features are toward the lower end, results only 
up to 100 MHz are displayed. The measured board 
~ 
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response is independent of the specific locations of 
the SMT decaps, indicating that all the decaps affect 
the board characteristics globally, as long as the de- 
caps are not directly mounted at either Port l or 2. 
This applies only to closely-spaced (10 mils or less) 
high-capacitance power planes [l]. 
4 High-frequency modeling of the 
power bus 
A mixed-potential integral equation formulation is 
employed for modeling the power planes in a multi- 
layer PCB. The potential is retained in this formu- 
lation in order to obtain a relation between injected 
current and the voltage on the planes, and therefore 
facilitate an equivalent circuit model of the planes [7]. 
The resulting system of coupled integral equations is 
then 
2,ii x j , (F) + ii x j w p  dF;’GA(F,F’) . J(?) s, 
+ii x V q F )  = 01 
v . 5 , ( ~ )  +jwg,(F) - v . = o 
@(F) - 1 dF’Gl+(r;, F’)p,(F’) = 0 (16) 
c s  
where the injected current 3, surface charge p,(F),  
and surface current J,(F) satisfy a continuity rela- 
tion, and a surface impedance boundary condition 
n x E(F) = 2, n x z,.(S) is employed on the con- 
ducting planes. The coupled set of integral equations 
is discretized using a Galerkin’s procedure, and the 
charge variable is eliminated to give a coupled system 
of linear equations 
(Z, + jwL)I - PV = 0 
P ~ I  i-j w c v  = J’ (17) 
The retarded-potential Green’s function in the dou- 
ble integrals for the matrix elements is approximated 
by the quasi-static Green’s function, and analytical 
techniques are applied for evaluating the integrals 
to produce a computationally efficient method. The 
current or voltage can be eliminated in Eqn.( 17) to 
yield an impedance or admittance formulation of the 
matrix equations, respectively. Further low-frequency 
approximations are employed, and an equivalent cir- 
cuit model with reduced rank for the power bus is 
obtained from the admittance formulation. This ap- 
proach has been applied for modeling the power planes 
in an MCM for which experimental results are avail- 
able in the literature [8]. 
The mixed-potential integral equation approach 
is applied to the present, test board. To reduce the 
00 
-20 0 






0 2  0.4 0.6 O B  1 0  
Frequency (Ghz) 
Figure 5: The measured lS2lld~ results in compari- 
son with the simulated results by the mixed-potential 
integral technique. Port 1 is at 2P2, and Pori 2 is at 
4P2. 
computational complexity, only one pair of power and 
ground planes is modeled in the simulation. Since 
the loss property of the conducting planes and the 
dielectric medium were not clearly characterized, the 
simulation assumes lossless condition. The planes are 
discretized into approximately 1000 facets in the elec- 
tromagnetic solution using the method of moment. 
Through a quasi-static extraction and reduction pro- 
cedure [7], a 78-node equivalent circuit representing 
the power/ground planes is obtained and utilized in 
frequency domain for calculation of the S-parameter. 
Each port or via on the test board corresponds to a 
circuit node in the equivalent circuit network. The 
equivalent RLC circuit, although with frequency in- 
dependent elements, captures the complex high fre- 
qiiency response of the plane striictiire iip to ccr- 
tain lirrii ts. For comparison of the high-frequency 
simulation with experimental results, (SZ~ I measure- 
ments are taken at various port locations and decou- 
pling conditions. The results show that at frequencies 
greater than 250 MHz, the impact of SMT decaps are 
negligible, and the response is a function of the port 
locations. For the 8” x lo” board under study, a res- 
onance (minimum in IS21)) occurs at about 150 MHz 
when the two ports are less than 2” apart. If the dis- 
tance between the two ports is greater than 2”, the 
bare board behaves capacitively up to approximately 
200 MHz. The full-wave simulations of two typical 
cases are shown in Figure 5 and 6. 
While there are considerable discrepancies in the 
measured and the simulated results, the agreement 
.of trends and broad features are very encouraging. 
The resonant features are consistently shifted toward 
0 0  
-20 0 
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Figure 6: The measured I S 2 l l d ~  results in compari- 
son with the simulated results by the mixed-potential 
integral technique. Port 1 is at 4P2, and Port 2 is at 
9P2. 
higher frequencies in the simulations. There are sev- 
eral possibilities for the discrepancies. First, due to 
the complexity of the geometry involved, only one 
set of Vcc-ground planes are simulated in the nu- 
merical computations. Further, the simulations do 
not include the effects of the probes connected to the 
power bus for the measurements. While the electrical 
length of the probes was calibrated out, compensa- 
tion for the series inductance and resistance of the 
probes was not done. These probes are a likely con- 
tributor toward the decrease in 15’21( at higher fre- 
quencies. Finally, the dielectric constant of FR4 was 
assumed to be constant up to 1 GHz. 
5 Summary and Conclusion 
A measurement technique for obtaining parameters 
for a low-frequency lumped element model of a iniil- 
tilayer PCB power bus has been presented. The 
lumped element model of the power bus for a closely 
spaced (10 mils or less) high-capacitance board is dif- 
ferent from that for a widely spaced low-capacitance 
board. This study focused on power buses with high 
interplane capacitance. The lumped element model 
applied to two cases with SMT decaps agreed well 
with measurements. At low frequencies, this study 
shows: (1) the capacitance for SMT decaps attached 
to the power planes is global below the distributed 
resonance of the board, hence, the decaps when con- 
nected directly to the planes can be located any- 
where; and, (2) the effectiveness of the decaps con- 
nected directly to the planes is limited in frequency 
by the via inductance. At high frequencies, results of 
the numerical simulation based on the mixed-potential 
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integral equation approach agreed in the broad trends, 
showing very promising characteristics. Further im- 
provement in both the experiment and modeling pro- 
cedures is being pursued. The equivalent circuit model 
extracted from the high-frequency modeling can be 
employed with circuit simulators to yield noise volt- 
age on the power bus, and to determine the effects of 
simultaneous switching noise on SI. 
References 
T. Hubing, T. Van Doren, F. Sha, J. Drewniak, 
and M. Wilhelm, “An experimental investiga- 
tion of 4-layer printed circuit board decoupling” , 
IEEE Electromagnetic Compatibility Symposium 
Digest, Atlanta, GA, pp. 308-312, 1995. 
J.  L. Drewniak, T. H. Hubing, T. P. Van 
Doren, and P. Baudendistal, “Modeling power 
bus decoupling on multilayer printed circuit 
boards”, IEEE Electromagnetic Compatibility Di- 
gest, Chicago, IL, pp. 456-460, 1994. 
A. R. Djordjevic and T. K. Sarkar, “An inves- 
tigation of delta-I noise on integrated circuits”, 
IEEE Transactions on Electromagnetic Compati- 
bility, vol. 35, pp. 134-147, 1993. 
S. Daijavad and H. Heeb, “On the effectiveness 
of decoupling capacitors in reducing em radiation 
from PCBs” , IEEE Electromagnetic Compatibil- 
ity Symposium Digest, Dallas, T X ,  pp. 330-333, 
1993. 
J. G. Yook, V. Chandramouli, L. P. Katehi, and 
K. A. Sakallah, “Computation of switching noise 
in PCBs for digital packgcs”, IEEE 4th Topicd 
Meeting on Electrical Performance of Electronic 
Packaging, Portland, OR, pp. 37-39, 1995. 
J. Fang, Y. Liu, Y. Chen, 2. Wu, and A. Agrawal, 
“Modeling of power/ground plane noise in high- 
speed digital electronic packaging”, IEEE 2nd 
Topical Meeting on Electrical Performance o f 
Electronic Packaging, Monterey, CA, pp. 206- 
208, 1993. 
F. Y. Yuan, T. K. Postel, and L. M. Robin, 
“Analysis and modeling of power distribution net- 
works and lane structures in multichip module 
and PCB’s” , IEEE Electromagnetic Gornpatibil- 
ity Symposium Digest, Atlanta, GA, pp. 280-283, 
1995. 
[8] K. Lee and A. Basker, “A comparison of power 
supply planes in thick and thin MCM’s”, IEEE 
3rd Topical Meeting on Electrical Performance 
of Electronic Packaging, Monterey, CA, pp. 3-6, 
1994. 
435 
